

# EECS150

## Section 6


### Advanced Combinational Logic Issues

Fall 2001




## Two-level Logic using NAND Gates

- OR gate with inverted inputs is a NAND gate
  - de Morgan's:  $A' + B' = (A \cdot B)'$
- Two-level NAND-NAND network
  - Inverted inputs are not counted
  - In a typical circuit, inversion is done once and signal distributed




## Implementation: Two-level Logic

- Sum-of-products
  - AND gates to form product terms (minterms)
  - OR gate to form sum
- Product-of-sums
  - OR gates to form sum terms (maxterms)
  - AND gates to form product




## Two-level Logic using NOR Gates

- Replace maxterm OR gates with NOR gates
- Place compensating inversion at inputs of AND gate




## Two-level Logic using NAND Gates

- Replace minterm AND gates with NAND gates
- Place compensating inversion at inputs of OR gate



## Two-level Logic using NOR Gates

- AND gate with inverted inputs is a NOR gate
  - de Morgan's:  $A' \cdot B' = (A + B)'$
- Two-level NOR-NOR network
  - Inverted inputs are not counted
  - In a typical circuit, inversion is done once and signal distributed




## Two-level Logic using NAND / NOR

- NAND-NAND and NOR-NOR networks

- de Morgan's law:
  - $(A + B)' = A' \cdot B'$
  - $(A \cdot B)' = A' + B'$
- written differently:
  - $A + B = (A' \cdot B)'$
  - $(A \cdot B) = (A' + B)'$

- In other words —

- OR is the same as NAND with complemented inputs
- AND is the same as NOR with complemented inputs
- NAND is the same as OR with complemented inputs
- NOR is the same as AND with complemented inputs




EECS150 - Fall 2001

1-7

## Conversion: Multi-level to NAND

- $F = A(B + C D) + B C'$




EECS150 - Fall 2001

1-10

## Conversion Between Forms

- Convert from networks of ANDs and ORs to networks of NANDs and NORs

- Introduce appropriate inversions ("bubbles")
- Each introduced "bubble" must be matched by a corresponding "bubble"
  - Conservation of inversions
  - Do not alter logic function
- Example: AND/OR to NAND/NAND




EECS150 - Fall 2001

1-8

## Conversion: Multi-level to NORs

- $F = A(B + C D) + B C'$




EECS150 - Fall 2001

1-11

## Multi-level Logic

- $x = ADF + AEF + BDF + BEF + CDF + CEF + G$ 
  - Reduced sum-of-products form – already simplified
  - 6 x 3-input AND gates + 1 x 7-input OR gate (may not exist!)
  - 25 wires (19 literals plus 6 internal wires)
- $x = (A + B + C)(D + E)F + G$ 
  - Factored form – not written as two-level S-o-P
  - 1 x 3-input OR gate, 2 x 2-input OR gates, 1 x 3-input AND gate
  - 10 wires (7 literals plus 3 internal wires)




EECS150 - Fall 2001

1-9

## AND-OR-Invert Gates

- AOI function: three stages of logic—AND, OR, Invert
- Multiple gates "packaged" as a single circuit block



EECS150 - Fall 2001

1-12

## Conversion to AOI Forms

- General procedure to place in AOI form
  - Compute complement of the function in sum-of-products form
  - By grouping the 0s in the Karnaugh map
- Example: XOR implementation— $A \oplus B = A' B + A B'$ 
  - AOI form:  $F = (A' B' + A B)'$



EECS150 - Fall 2001

1-13

## Hazards/Glitches


- Hazards/glitches: unwanted switching at the outputs
  - Occur when different paths through circuit have different propagation delays
    - As in pulse shaping circuits we just analyzed
  - Dangerous if logic causes an action while output is unstable
    - May need to guarantee absence of glitches
- Usual solutions
  - Wait until signals are stable (by using a clock): preferable (easiest to design when there is a clock – *synchronous* design)
  - Design hazard-free circuits: sometimes necessary (clock not used – *asynchronous* design)

EECS150 - Fall 2001

1-16

## Examples of using AOI gates

- Example:
  - $F = B C' + A C' + A B$
  - $F' = A' B' + A' C + B' C$
  - Implemented by 2-input 3-stack AOI gate
- $F = (A + B) (A + C) (B + C)$
  - $F' = (B' + C) (A' + C) (A' + B')$
  - Implemented by 2-input 3-stack OAI gate
- Example: 4-bit equality function
  - $Z = (A_0 B_0 + A_0' B_0')(A_1 B_1 + A_1' B_1')(A_2 B_2 + A_2' B_2')(A_3 B_3 + A_3' B_3')$




each implemented in a single 2x2 AOI gate

EECS150 - Fall 2001

1-14

## Types of Hazards

- Static 1-hazard
  - Input change causes output to go from 1 to 0 to 1
- Static 0-hazard
  - Input change causes output to go from 0 to 1 to 0
- Dynamic hazards
  - Input change causes a double change from 0 to 1 to 0 to 1 OR from 1 to 0 to 1 to 0



EECS150 - Fall 2001

1-17

## Time Behavior


- Waveforms
  - Visualization of values carried on signal wires over time
  - Useful in explaining sequences of events (changes in value)
- Simulation tools are used to create these waveforms
  - Input to the simulator includes gates and their connections
  - Input stimulus, that is, input signal waveforms
- Some terms
  - Gate delay—time for change at input to cause change at output
    - Min delay—typical/nominal delay—max delay
    - Careful designers design for the worst case
  - Rise time—time for output to transition from low to high voltage
  - Fall time—time for output to transition from high to low voltage
  - Pulse width—time an output stays high or low between changes

EECS150 - Fall 2001

1-15

## Static Hazards

- Due to a literal and its complement momentarily taking on the same value
  - Thru different paths with different delays and reconverging
- May cause an output that should have stayed at the same value to momentarily take on the wrong value
- Example:




EECS150 - Fall 2001

1-18

## Dynamic Hazards

- Due to the same versions of a literal taking on opposite values
  - Thru different paths with different delays and reconverging
- May cause an output that was to change value to change 3 times instead of once
- Example:




EECS150 - Fall 2001

1-19

## Multiplexers/Selectors

- Multiplexers/Selectors: general concept
  - $2^n$  data inputs,  $n$  control inputs (called "selects"), 1 output
  - Used to connect  $2^n$  points to a single point
  - Control signal pattern forms binary index of input connected to output




EECS150 - Fall 2001

1-22

## Making Connections

- Direct point-to-point connections between gates
  - Wires we've seen so far
- Route one of many inputs to a single output --- *multiplexer*
- Route a single input to one of many outputs --- *demultiplexer*




EECS150 - Fall 2001

1-20

## Multiplexers/Selectors (cont'd)

- 2:1 mux:  $Z = A' I_0 + A I_1$
- 4:1 mux:  $Z = A' B' I_0 + A' B I_1 + A B' I_2 + A B I_3$
- 8:1 mux:  $Z = A' B' C' I_0 + A' B' C I_1 + A' B C' I_2 + A' B C I_3 + A B' C' I_4 + A B' C I_5 + A B C' I_6 + A B C I_7$
- In general,  $Z = \sum_{k=0}^{2^n-1} m_k I_k$ 
  - in minterm shorthand form for a  $2^n:1$  Mux




EECS150 - Fall 2001

1-23

## Mux and Demux

- Switch implementation of multiplexers and demultiplexers
  - Can be composed to make arbitrary size switching networks
  - Used to implement multiple-source/multiple-destination interconnections




EECS150 - Fall 2001


1-21

## Gate Level Implementation

- 2:1 mux



- 4:1 mux




EECS150 - Fall 2001

1-24

## Cascading Multiplexers

- Large multiplexers implemented by cascading smaller ones



control signals B and C simultaneously choose one of 10, 11, 12, 13 and one of 14, 15, 16, 17

control signal A chooses which of the upper or lower mux's output to gate to Z

## Demultiplexers/Decoders

- Decoders/demultiplexers: general concept
  - Single data input, n control inputs,  $2^n$  outputs
  - Control inputs (called "selects" (S)) represent binary index of output to which the input is connected
  - Data input usually called "enable" (G)

### 1:2 Decoder:

$$\begin{aligned} 00 &= G \cdot S' \\ 01 &= G \cdot S \end{aligned}$$

### 2:4 Decoder:

$$\begin{aligned} 00 &= G \cdot S_1' \cdot S_0' \\ 01 &= G \cdot S_1' \cdot S_0 \\ 02 &= G \cdot S_1 \cdot S_0' \\ 03 &= G \cdot S_1 \cdot S_0 \end{aligned}$$

### 3:8 Decoder:

$$\begin{aligned} 00 &= G \cdot S_2' \cdot S_1' \cdot S_0' \\ 01 &= G \cdot S_2' \cdot S_1' \cdot S_0 \\ 02 &= G \cdot S_2' \cdot S_1 \cdot S_0' \\ 03 &= G \cdot S_2' \cdot S_1 \cdot S_0 \\ 04 &= G \cdot S_2 \cdot S_1' \cdot S_0' \\ 05 &= G \cdot S_2 \cdot S_1' \cdot S_0 \\ 06 &= G \cdot S_2 \cdot S_1 \cdot S_0' \\ 07 &= G \cdot S_2 \cdot S_1 \cdot S_0 \end{aligned}$$


## Multiplexers as Logic

- $2^n:1$  multiplexer implements any function of n variables

- With the variables used as control inputs and
  - Data inputs tied to 0 or 1
  - In essence, a lookup table


- Example:

$$\begin{aligned} F(A,B,C) &= m_0 + m_2 + m_6 + m_7 \\ &= A'B'C' + A'BC' + ABC' + ABC \\ &= A'B'(C') + A'B(C') + AB'(0) + AB(1) \end{aligned}$$




## Implementation of Demultiplexers

- 1:2 Decoders



- 2:4 Decoders




## Multiplexers as Logic

- $2^{n-1}:1$  mux can implement any function of n variables

- With n-1 variables used as control inputs and
  - Data inputs tied to the last variable or its complement

- Example:


$$\begin{aligned} F(A,B,C) &= m_0 + m_2 + m_6 + m_7 \\ &= A'B'C' + A'BC' + ABC' + ABC \\ &= A'B'(C') + A'B(C') + AB'(0) + AB(1) \end{aligned}$$



## Demultiplexers as Logic

- $n:2^n$  decoder implements any function of n variables


- With the variables used as control inputs
- Enable inputs tied to 1 and
- Appropriate minterms summed to form the function



demultiplexer generates appropriate minterm based on control signals (it "decodes" control signals)

## Demultiplexers as Logic

- $F1 = A' B' C' D + A' B' C D + A B C D$
- $F2 = A B C' D' + A B C$
- $F3 = (A' + B' + C' + D')$




EECS150 - Fall 2001

1-31

## Before Programming

- All possible connections available before "programming"
  - In reality, all AND and OR gates are NANDs




EECS150 - Fall 2001

1-34

## Programmable Logic Arrays

- Pre-fabricated building block of many AND/OR gates
  - Actually NOR or NAND
  - "Personalized" by making or breaking connections among gates
  - Programmable array block diagram for sum of products form




EECS150 - Fall 2001

1-32

## After Programming

- Unwanted connections are "blown"
  - Fuse (normally connected, break unwanted ones)
  - Anti-fuse (normally disconnected, make wanted connections)



EECS150 - Fall 2001

1-35

## Enabling Concept

- Shared product terms among outputs

example:  
 $F0 = A + B' C$   
 $F1 = A' C' + A B$   
 $F2 = B' C' + A B$   
 $F3 = B' C + A$

personality matrix

product term	inputs			outputs			
	A	B	C	F0	F1	F2	F3
AB	1	1	-	0	1	1	0
B'C	-	0	1	0	0	0	1
AC'	1	-	0	0	1	0	0
B'C'	-	0	0	1	0	1	0
A	1	-	-	1	0	0	1

input side:

- 1 = uncomplemented in term
- 0 = complemented in term
- = does not participate

output side:

- 1 = term connected to output
- 0 = no connection to output

reuse of terms


EECS150 - Fall 2001

1-33

## Alternate Representation

- Short-hand notation--don't have to draw all the wires
  - × Signifies a connection is present and perpendicular signal is an input to gate

notation for implementing  
 $F0 = A B + A' B'$   
 $F1 = C D' + C' D$



EECS150 - Fall 2001


1-36

## Example

- Multiple functions of A, B, C

- F1 = A B C
- F2 = A + B + C
- F3 = A' B' C'
- F4 = A' + B' + C'
- F5 = A xor B xor C
- F6 = A xnor B xnor C

A	B	C	F1	F2	F3	F4	F5	F6
0	0	0	0	1	1	0	0	
0	0	1	0	1	1	1	1	
0	1	0	0	1	1	1	1	
0	1	1	0	1	0	0	0	
1	0	0	0	1	0	1	1	
1	0	1	0	1	0	0	0	
1	1	0	0	1	0	1	0	
1	1	1	1	1	0	0	1	




EECS150 - Fall 2001

1-37

## PALs and PLAs: Design Example

- Code converter: programmed PAL



minimized functions:

$$\begin{aligned}
 W &= A + BD + BC \\
 X &= B'C \\
 Y &= B + C \\
 Z &= A'B'CD + BCD + AD' + B'C'D
 \end{aligned}$$

not a particularly good candidate for PAL/PLA implementation since no terms are shared among outputs


however, much more compact and regular implementation when compared with discrete AND and OR gates

EECS150 - Fall 2001

1-40

## PALs and PLAs

- Programmable logic array (PLA)
  - What we've seen so far
  - Unconstrained fully-general AND and OR arrays
- Programmable array logic (PAL)
  - Constrained topology of the OR array
  - Faster and smaller OR plane




EECS150 - Fall 2001

1-38

## PALs and PLAs: Design Example

- Code converter: programmed PAL




EECS150 - Fall 2001

1-41

## PALs and PLAs: Design Example

- BCD to Gray code converter



minimized functions:

$$\begin{aligned}
 W &= A + BD + BC \\
 X &= B'C \\
 Y &= B + C \\
 Z &= A'B'CD + BCD + AD' + B'C'D
 \end{aligned}$$


EECS150 - Fall 2001

1-39

## PALs and PLAs: Design Example

- Code converter: NAND gate implementation

- Loss of regularity, harder to understand
- Harder to make changes




EECS150 - Fall 2001

1-42

# Read-only Memories

- Two dimensional array of 1s and 0s
  - Entry (row) is called a "word"
  - Width of row = word-size
  - Index is called an "address"
  - Address is input
  - Selected word is output



# ROM vs. PLA

- ROM approach advantageous when
  - Design time is short (no need to minimize output functions)
  - Most input combinations are needed (e.g., code converters)
  - Little sharing of product terms among output functions
- ROM problems
  - Size doubles for each additional input
  - Can't exploit don't cares
- PLA approach advantageous when
  - Design tools are available for multi-output minimization
  - There are relatively few unique minterm combinations
  - Many minterms are shared among the output functions
- PAL problems
  - Constrained fan-ins on OR plane

# ROMs and Combinational Logic

- Combinational logic implementation (two-level canonical form) using a ROM

$$F0 = A'B'C + A'B'C' + A'B'C$$


$$F1 = A'B'C + A'B'C' + ABC$$

$$F2 = A'B'C' + A'B'C + A'B'C'$$

$$F3 = A'B'BC + A'B'C + ABC'$$

A	B	C	F0	F1	F2	F3
0	0	0	0	1	0	
0	0	1	1	1	0	
0	1	0	1	0	0	
0	1	1	0	0	1	
1	0	0	1	0	1	
1	0	1	1	0	0	
1	1	0	0	0	1	
1	1	1	0	1	0	

truth table




block diagram

# Advantages / Disadvantages

- ROM – full AND plane, general OR plane
  - Cheap (high-volume component)
  - Can implement any function of  $n$  inputs
  - Medium speed
- PAL – programmable AND plane, fixed OR plane
  - Intermediate cost
  - Can implement functions limited by number of terms
  - High speed (only one programmable plane that is much smaller than ROM's decoder)
- PLA – programmable AND and OR planes
  - Most expensive (most complex in design, need more sophisticated tools)
  - Can implement any function up to a product term limit
  - Slow (two programmable planes)

# ROM Structure

- Similar to a PLA structure but with a fully decoded AND array
  - Completely flexible OR array (unlike PAL)



# Structures for Multi-level Logic

- Difficult to devise a regular structure for arbitrary connections between a large set of different types of gates
  - Efficiency/speed concerns for such a structure
  - Xilinx field programmable gate arrays (FPGAs) are just such programmable multi-level structures
    - Programmable multiplexers for wiring
    - Lookup tables for logic functions (programming fills in the table)
    - Multi-purpose cells (utilization is the big issue)
- Use multiple levels of PALs/PLAs/ROMs
  - Output intermediate result
  - Make it an input to be used in further logic

## Combinational Design Case Studies


- General design procedure
- Examples
  - Calendar subsystem
  - BCD to 7-segment display controller
  - Process line controller
  - Logical function unit
- Arithmetic
  - Integer representations
  - Addition/subtraction
  - Arithmetic/logic units

EECS150 - Fall 2001

1-49

## Formalize the Problem

- Encoding:
  - Binary number for month: 4 bits
  - 4 wires for 28, 29, 30, and 31
  - one-hot – only one true at any time
- Block diagram:



month	leap	28	29	30	31
0000	-	-	-	-	-
0001	-	0	0	0	1
0010	0	1	0	0	0
0011	1	0	1	0	0
0100	-	0	0	0	1
0101	-	0	0	1	0
0110	-	0	0	1	0
0111	-	0	0	0	1
1000	-	0	0	0	1
1001	-	0	0	1	0
1010	-	0	0	0	1
1011	-	0	0	1	0
1100	-	0	0	0	1
1101	-	-	-	-	-
111-	-	-	-	-	-

EECS150 - Fall 2001

1-52

## General Design Procedure

- Understand the Problem
  - What is the circuit supposed to do?
  - Write down inputs (data, control) and outputs
  - Draw block diagram or other picture
- Formulate the Problem using a Suitable Design Representation
  - Truth table or waveform diagram are typical
  - May require encoding of symbolic inputs and outputs
- Choose Implementation Target
  - ROM, PAL, PLA
  - Mux, decoder and OR-gate
  - Discrete gates
- Follow Implementation Procedure
  - K-maps for two-level, multi-level
  - Design tools and hardware description language (e.g., Verilog)

EECS150 - Fall 2001

1-50

## Perform Mapping

- Discrete gates
  - $28 = m8' m4' m2 m1' leap'$
  - $29 = m8' m4' m2 m1' leap$
  - $30 = m8' m4 m1' + m8 m1$
  - $31 = m8' m1 + m8 m1'$
- Can translate to S-o-P or P-o-S

month	leap	28	29	30	31
0000	-	-	-	-	-
0001	-	0	0	0	1
0010	0	1	0	0	0
0011	1	0	1	0	0
0100	-	0	0	0	1
0101	-	0	0	1	0
0110	-	0	0	1	0
0111	-	0	0	0	1
1000	-	0	0	0	1
1001	-	0	0	1	0
1010	-	0	0	0	1
1011	-	0	0	1	0
1100	-	0	0	0	1
1101	-	-	-	-	-
111-	-	-	-	-	-

EECS150 - Fall 2001

1-53

## Calendar Subsystem

- Determine number of days in a month (to control watch display)
  - Used in controlling the display of a wrist-watch LCD screen
- Inputs: month, leap year flag
- Outputs: number of days
- Use software implementation to help understand the problem


```
integer number_of_days ( month, leap_year_flag) {
    switch (month) {
        case 1: return (31);
        case 2: if (leap_year_flag == 1)
                then return (29)
                else return (28);
        case 3: return (31);
        case 4: return (30);
        case 5: return (31);
        case 6: return (30);
        case 7: return (31);
        case 8: return (31);
        case 9: return (30);
        case 10: return (31);
        case 11: return (30);
        case 12: return (31);
        default: return (0);
    }
}
```

EECS150 - Fall 2001

1-51

## BCD to 7-segment display

- Understanding the problem
  - Input is a 4 bit bcd digit (A, B, C, D)
  - Output is the control signals for the display (7 outputs C0 – C6)
- Block diagram



EECS150 - Fall 2001

1-54

## Formalize the problem


- Truth table
  - Show don't cares
- Choose implementation target
  - If ROM, we are done
  - Don't cares imply PAL/PLA may be attractive
- Follow implementation procedure
  - Minimization using K-maps

A	B	C	D	C0	C1	C2	C3	C4	C5	C6
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1
1	0	1	-	-	-	-	-	-	-	-
1	1	-	-	-	-	-	-	-	-	-

EECS150 - Fall 2001

1-55

## PLA implementation




EECS150 - Fall 2001

1-58

## Implementation as Minimized S-o-P

- 15 unique product terms when minimized individually



EECS150 - Fall 2001

1-56

## PAL Implementation


- Limit of 4 Product Terms per Output
  - Decomposition of functions with larger number of terms
  - Do not share terms in PAL anyway (although there are some with some shared terms)
    - $C2 = B + C + D$
    - $C2 = B'D' + B'C'D + C'D' + CD + B'C'D'$
    - $C2 = B'D' + B'C'D + C'D' + W$  need another input and another output
    - $W = CD + B'C'D'$
- Decompose into multi-level logic (hopefully with CAD support)
  - Find common sub-expressions among functions
    - $C0 = C3 + A'B'X' + ADY$
    - $C1 = Y + A'CS' + C'D'C6$
    - $C2 = C5 + A'B'D + A'C'D$
    - $C3 = C4 + BD C5 + A'B'X'$
    - $C4 = D'Y + A'C'D'$
    - $C5 = C' C4 + AY + A'B'X$
    - $C6 = A C4 + C C5 + C4' C5 + A' B' C$
  - $X = C' + D'$
  - $Y = B' C'$

EECS150 - Fall 2001

1-59

## Implementation as Minimized S-o-P

- Can do better
  - 9 unique product terms (instead of 15)
  - Share terms among outputs
  - Each output not necessarily in minimized form



EECS150 - Fall 2001

1-57

## Production Line Control

- Rods of varying length (+/-10%) travel on conveyor belt
  - Mechanical arm pushes rods within spec (+/-5%) to one side
  - Second arm pushes rods too long to other side
  - Rods that are too short stay on belt
  - 3 light barriers (light source + photocell) as sensors
  - Design combinational logic to activate the arms
- Understanding the problem
  - Inputs are three sensors
  - Outputs are two arm control signals
  - Assume sensor reads "1" when tripped, "0" otherwise
  - Call sensors A, B, C


EECS150 - Fall 2001

1-60

## Sketch of Problem

### Position of Sensors

- A to B distance = specification - 5%
- A to C distance = specification + 5%




EECS150 - Fall 2001

1-61

## Formalize the Problem

C0	C1	C2	A	B	F
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	1
0	0	0	1	1	1
0	0	1	0	0	0
0	0	1	0	1	0
0	0	1	1	0	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	0	1	1
0	1	0	1	0	0
0	1	0	1	1	1
0	1	1	0	0	0
0	1	1	0	1	0
0	1	1	1	0	0
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	0
1	0	1	0	0	0
1	0	1	0	1	0
1	0	1	1	0	0
1	0	1	1	1	0
1	1	0	0	0	0
1	1	0	0	1	0
1	1	0	1	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	1

choose implementation technology  
5-variable K-map to discrete gates  
multiplexer implementation



EECS150 - Fall 2001

1-64

## Formalize the problem

### Truth Table

- Show don't cares

A	B	C	Function	logic implementation now straightforward just use three 3-input AND gates
0	0	0	do nothing	
0	0	1	do nothing	
0	1	0	do nothing	"too short" = $AB'C$ (only first sensor tripped)
0	1	1	do nothing	
1	0	0	too short	
1	0	1	don't care	"in spec" = $A B C'$ (first two sensors tripped)
1	1	0	in spec	
1	1	1	too long	"too long" = $A B C$ (all three sensors tripped)

EECS150 - Fall 2001

1-62

## Logical Function Unit

### Multi-purpose Function Block

- 3 control inputs to specify operation to perform on operands
- 2 data inputs for operands
- 1 output of the same bit-width as operands

C0	C1	C2	Function	Comments
0	0	0	1	always 1
0	0	1	$A + B$	logical OR
0	1	0	$(A \cdot B)'$	logical NAND
0	1	1	$A \text{ xor } B$	logical xor
1	0	0	$A \text{ xnor } B$	logical xnor
1	0	1	$A \cdot B$	logical AND
1	1	0	$(A + B)'$	logical NOR
1	1	1	0	always 0

3 control inputs: C0, C1, C2  
2 data inputs: A, B  
1 output: F

EECS150 - Fall 2001

1-63